 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| 3-BIT REGISTERED BUS TRANSCEIVER SY10E336 SY100E336 FEATURES s s s s s s s s s 25 cutoff bus output Extended 100E VEE range of -4.2V to -5.5V 50 receiver output Transmit and receive registers 1500ps max. clock to bus 1000ps max. clock to Q Internal edge slow-down capacitors on bus outputs Additional package ground pins Fully compatible with industry standard 10KH, 100K ECL levels s Internal 75K input pulldown resistors s Fully compatible with Motorola MC10E/100E336 s Available in 28-pin PLCC package DESCRIPTION The SY10/100E336 offer three bus transceivers with both transmit and receive registers and are designed for use in new, high-performance ECL systems. The bus outputs (BUS0 - BUS2) are designed to drive a 25 bus. The receive outputs (Q0 - Q2) are specified for 50. The bus outputs feature a normal logic HIGH level (VOH) and a cutoff LOW level when at a logic LOW. At cutoff, the outputs go to -2.0V and the output emitter-follower is "off", presenting a high impedance to the bus. The bus outputs have edge slow-down capacitors. The Transmit Enable pins (TEN) determine whether current data is held in the transmit register or new data is loaded from the A/B inputs. A logic LOW on both of the bus enable inputs (BUSEN), when clocked through the register, disables the bus outputs to -2.0V. The receiver section clocks bus data into the receive registers after gating with the Receive Enable (RXEN) input. All registers are clocked by rising edge of CLK1 or CLK2 (or both). Additional grounding is provided through the ground pins (GND) which should be connected to 0V. The GND pins are not electrically connected to the chip. PIN CONFIGURATION TEN2 TEN1 VCCO B2 A2 NC Q2 PIN NAMES Pin A0-A2 B0-B2 18 17 Function Data Inputs A Data Inputs B Transmit Enable Inputs Receive Enable Input Bus Enable Inputs Clock Inputs 25 Cutoff Bus Outputs Receive Data Outputs VCC to Output 25 24 23 22 21 20 19 BUSEN1 BUSEN2 RXEN VEE CLK1 CLK2 A0 26 27 28 1 2 3 4 5 6 7 8 9 10 11 TOP VIEW PLCC J28-1 16 15 14 13 12 GND BUS2 VCC Q1 VCCO BUS1 GND TEN1, 2 RXEN BUSEN1, 2 CLK1, 2 BUS0-BUS2 Q0-Q2 VCCO A1 B1 VCCO BUS0 GND Q0 B0 Rev.: C Amendment: /2 1 Issue Date: February, 1998 Micrel SY10E336 SY100E336 BLOCK DIAGRAM 0 A0 B0 1 D Q 25 CUTOFF BUS0 D Q 50 Q0 0 A1 B1 1 D Q 25 CUTOFF BUS1 D Q 50 Q1 0 A2 B2 TEN1 TEN2 RXEN BUSEN1 BUSEN2 CLK1 CLK2 1 D Q 25 CUTOFF BUS2 D Q 50 Q2 D Q 2 Micrel SY10E336 SY100E336 DC ELECTRICAL CHARACTERISTICS VEE = VEE (Min.) to VEE (Max.); VCC = VCCO = GND TA = 0C Symbol VCUT IIH Parameter Cut-off Output Voltage Input HIGH Current RXEN All Other Inputs Power Supply Current 10E 100E NOTE: 1. Measured with VTT = -2.10V. TA = +25C TA = +85C Max. -2.03 225 150 mA -- 150 173 Unit V A Condition 1 -- Min. Typ. Max. Min. Typ. -2.10 -- -- -- -- -- -- -- 125 125 -2.03 -2.10 225 150 150 150 -- -- -- -- -- -- -- 125 125 Max. Min. Typ. -2.03 -2.10 225 150 150 150 -- -- -- -- -- -- -- 125 144 IEE AC ELECTRICAL CHARACTERISTICS VEE = VEE (Min.) to VEE (Max.); VCC = VCCO = GND TA = 0C Symbol tPLH tPHL tS Parameter Propagation Delay to Output CLK to Q CLK to BUS Set-up Time BUS, RXEN BUSEN A, B Data TEN Hold Time BUS, RXEN BUSEN A, B Data TEN Minimum Pulse Width, CLK Rise/Fall Time 20% to 80% (Qn) 20% to 80% (BUSn Rise) 20% to 80% (BUSn Fall) TA = +25C TA = +85C Max. 1000 1800 ps 150 100 300 450 450 500 350 200 400 300 500 300 -150 -200 -50 150 150 200 50 -150 -- 450 800 500 -- -- -- -- -- -- -- -- -- 700 1000 800 150 100 300 450 450 500 350 200 400 300 500 300 -150 -200 -50 150 150 200 50 -150 -- 450 800 500 -- -- -- -- -- -- -- -- -- 700 1000 800 150 100 300 450 450 500 350 200 400 300 500 300 -150 -200 -50 150 150 200 50 -150 -- 450 800 500 -- -- -- -- ps -- -- -- -- -- 700 1000 800 ps ps -- -- -- -- Unit ps 500 825 700 1000 1250 1800 500 825 700 1250 1000 1800 500 825 700 1250 Condition -- Min. Typ. Max. Min. Typ. Max. Min. Typ. tH tPW tr tf PRODUCT ORDERING CODE Ordering Code SY10E336JC SY10E336JCTR SY100E336JC SY100E336JCTR Package Type J28-1 J28-1 J28-1 J28-1 Operating Range Commercial Commercial Commercial Commercial 3 Micrel SY10E336 SY100E336 28 LEAD PLCC (J28-1) Rev. 03 MICREL-SYNERGY TEL 3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USA FAX + 1 (408) 980-9191 + 1 (408) 914-7878 WEB http://www.micrel.com This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc. (c) 2000 Micrel Incorporated 4 |
Price & Availability of SY10E336
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |